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Design and Noise Analysis
of a Novel Auto-Zeroing Structure
for Continuous-Time Instrumentation Amplifiers
Sylvain Mare´chal, Olivier Nys, Franc¸ois Krummenacher, Michel Chevroulet, and Maher Kayal
Abstract—This paper introduces a low-noise, low-power am-
plifier for high-impedance sensors. An innovative circuit using an
auto-zeroed architecture combined with frequency modulation to
reject offset and low-frequency noise is proposed and analysed.
Special care was given to avoid broadband noise aliasing and
chopping in the signal path, and to minimize both the resulting
equivalent input offset voltage and equivalent input biasing
current. The theoretical noise analysis of the proposed topology
covers most of the noise sources of the circuit. Simulations show
that the input-referred noise level of the circuit is 13.4nV/
√
Hz
for a power consumption of 85µA with a power supply from
1.8V to 3.6V.
Keywords—Front-end, instrumentation amplifier, low noise,
low power, chopper, auto-zero
I. INTRODUCTION
THE constant miniaturization of the processes during thelast decades promoted the increase of the digital func-
tionalities on the System-On-Chip (SOC). Suitable interfaces
between the analog and the digital domain (such as DAC and
ADC) remain essential analog sub-circuits on SOCs. In most
cases, however, the signals delivered by external or integrated
sensors need to be preconditioned before being converted by
an Analog-to-Digital Converter. In order to properly acquire
signals from sensors with a small output voltage range and
a limited deliverable current, front-ends with low noise levels
(a few nV/√Hz) are used. Usually, additional constraints are
put on front-ends, such as: a) a high input dynamic range and
a high common mode rejection ratio (CMRR); b) a very high
input impedance and c) a low power consumption.
In this paper, the most common low-frequency noise re-
jection methods are reviewed in Section II. Sections III and
IV detail the selected implementation, with a circuit level
noise analysis in Section V. The simulation setup and obtained
results are in Section VII, while the last section concludes this
paper.
II. OFFSET AND FLICKER NOISE REDUCTION
TECHNIQUES
In integrated circuits, the two main noise sources are the
thermal noise and the flicker noise. The thermal noise, gen-
erated in the resistors and the transistors has a white noise
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spectrum, independent of the frequency. Lowering the white
noise level is usually done increasing the power consumption.
The flicker noise, also known as 1/f noise as its spectral density
is inversely proportional to the frequency, is mostly generated
in the active devices. The most straightforward way to reduce
1/f noise is to increase the device area.
There are several rejection techniques to reduce offset and
1/f noise. Even if most of them operate at circuit level,
some physically reduce the noise generated in the transistors,
de-correlating the samples [1]. The most common circuit
techniques are briefly reviewed hereafter:
Correlated Double Sampling. CDS techniques sample dur-
ing a first initialization phase the offset (and the 1/f noise) at
the input of an amplifier, so that it can be further compensated
during the active phase. These techniques are well-suited for
discrete systems, such as switched-capacitors circuits where
they are widely spread [2], [3], [4].
Another discrete time compensating method [5] is compen-
sating the offset injecting a current at the output of an ampli-
fier. During an initialization sequence, the offset is measured
and compensated by successive approximations. This method
requires the amplifier to be disconnected from the rest of the
circuit during the measure phase.
Chopper Stabilization. In the CHS technique, the noise
sources, usually amplifiers, are placed between a modulator
and a demodulator to shift the 1/f noise outside the signal
baseband frequency [4], [6], [7]. Due to their simplicity,
choppers are usually preferred over pure single frequency
(sinusoidal) modulators.
Auto-Zeroed Amplifiers. This method (Fig. 1), analysed
in [8], stores a measurement of the offset in an auxiliary
branch, in parallel with the main amplifier. The offset is
then compensated through a secondary input located after
the input differential pair of the main amplifier. Also called
Ping-Pong auto-zeroing when two nulling paths are used in
alternance, this method is well-suited for continuous-time
circuits. Sometimes used alone is the past [9], it is nowadays
often combined with chopper modulation techniques [7], [10],
[11].
III. PROPOSED CIRCUIT
The circuit presented in this paper is designed to be inte-
grated in the front-end of a very high resolution (>16bits) AD
converter. It has to fulfill the following specifications:
• Low noise: 10nV/
√
Hz input-referred in the 0− 100Hz
band.
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Fig. 1. Classic continuous time auto-zeroed amplifier.
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Fig. 2. Flicker noise rejection using chopper modulation.
• Low power: < 100uA
• Sensor output impedance range: 100Ω – 1MΩ
• Gain: programmable, 10 typ.
• Process: CMOS 0.18µm, 1.8V − 3.6V
• Input range: V ss+ 50mV – V dd− 50mV
Sample-data systems are not suited for this application due
to the wideband noise aliasing occurring in the sampling
process, e.g. in a switched-capacitor circuit, the noise level
is set by the input sampling capacitors: V 2n,RMS = kT/C. As
a result, an increased power consumption and large chip area
can be expected.
Simple chopper stabilisation circuits using switched capac-
itors as the input stage (Fig. 2) are only applicable for low
impedance sensors.
Classic continuous-time auto-zero amplifiers (Fig. 1) are not
suitable either for very low noise circuits as the noise of the
nulling amplifier is sampled and aliased down in the signal
baseband during its own offset compensation phase.
Ping-Pong auto-zeroed amplifiers are neither suited for low-
noise low-power applications as the duplicated nulling path is
nearly doubling the power consumption.
The architecture of the proposed circuit is inspired by the
classic auto-zero amplifier (Fig. 1), using a continuous-time
main amplifier and a nulling branch connected to an auxiliary
input. The new architecture (Fig. 3) of the auxiliary branch is
made of a continuous-time low-noise first gain stage followed
by a switched-capacitor integrator. This structure allows, as the
classic auto-zero, a rejection of the 1/f noise in a continuous-
time system. The fully differential architecture of the nulling
branch has the following advantages:
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Fig. 3. Proposed auto-zero amplifier principle.
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Fig. 4. Proposed auto-zero amplifier implementation.
• Very good rejection of the offset and 1/f noise of the main
integrator, as the combined gain of the pre-amplification
and of the integrator is used.
• Lower gain stage offset, compared with a single-ended
structure. The offset is only created by the transistors
mismatch. This lowers statistically the mean current de-
livered by the sensor.
• As the system is not having anymore two distinct phases
(with different loads, and operating conditions), stability
is easier to achieve.
• The sensitivity to external references (necessary in [8],
Fig. 1 for the auxiliary inputs) is lowered. The only
required voltage reference left is the one generating the
common-mode. It is used to properly bias the input and
output common-modes of the amplifiers.
Moreover, the equivalent DC input bias current due to the
switching operation of the input chopper is proportional to
the residual input offset. This architecture is designed for input
bias currents in the 1− 100pA range.
IV. IMPLEMENTATION
The implementation of the amplifier is shown in Fig. 4. The
use of choppers and input capacitors allows firstly to reject
the flicker noise of the amplifier and secondly to guarantee
a zero DC input current during each phase of the chopper.
This structure also allows decoupling the common-modes of
the input and of the virtual ground of the gain amplifier. The
input resistors of the integrator are emulated using switched-
capacitors. In order to have symmetrical phases, the capacitors
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Fig. 5. Switched-capacitors resistor using left: standard implementation,
right: symmetrical implementation with choppers.
are crossed instead of being connected to a reference potential
(Fig. 5). The amplifier of the integrator is also placed between
choppers to reject the flicker noise. If identical frequencies are
selected for the modulation of the auxiliary chain amplifiers
and for the switching of the integrator input capacitors, it
is possible to reduce the number of extra switches. The one
demodulating the gain stage is compensated with the one on
the left of the integrator’s input capacitors. The chopper on
the right of the switched capacitors is combined with the one
modulating the input of the integrator’s amplifier to have only
one chopper left on the feedback path. The three remaining
choppers are shown in Fig. 4. For the sake of clarity, the
circuits controlling the common-mode at the input and at the
output of the amplifiers are not shown. They are implemented
using switched-capacitor technique keeping in mind the noise
constraints.
A telescopic structure is selected for the OTA of the gain
amplifier to optimize the noise – power consumption ratio
and to have a sufficiently high open-loop gain. The reduction
of output voltage dynamic range induced by this cascode
topology is acceptable as the input of the integrator is supposed
to be low once the loop is settled. The OTA of the integrator
should have a high DC gain, a large dynamic range and
a power consumption much lower than the previous stage.
A folded-cascode structure is appropriate here, as the noise
contribution of this amplifier is much lower than the noise
level of the gain stage (see noise analysis, Section V-C). The
input capacitors of the amplifier and the gain of the first stage
are sized to minimize the noise contribution of the integrator
while keeping a reasonable surface for the capacitors.
V. NOISE ANALYSIS
Two noise effects are considered in the noise analysis:
• offsets and flicker noise are placed in the first category.
Rejection techniques, auto-zero and frequency shift, are
implemented to reduce these noises,
• the second category is dedicated to the wideband thermal
noise. As this noise is covering the whole spectrum,
it cannot be reduced using modulation or correlation
techniques.
A. Auxiliary Chain Flicker Noise
As the two amplifiers in the nulling path are working around
the modulation frequency fck, their offsets as well as their 1/f
noise have only little impact on the global output noise. The
remaining noise contribution of the flicker noise around the
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Fig. 6. Complex representation of the nulling amplifier in the signal baseband
(low frequencies).
modulating frequency is reduced by increasing the gate area
of the input differential pairs. Both the 1/f and the thermal
noise due to these two amplifiers are evaluated in Section VII.
B. Main Amplifier 1/f Noise
To analyse the noise at low frequencies (in the signal
baseband), the following assumptions are considered:
• the main amplifier open-loop DC gains are finite, AM0
for the main input and AX0 for the auxiliary input,
• the OTA open-loop gain at the chopper frequency of the
gain stage is AGfck ,
• the OTA open-loop gain at the chopper frequency of the
integrator is AIfck .
The gains, node names and noise source names are shown
on the complex representation, Fig. 6. The transfer function
of the gain stage is given by:
H(jω) = −CG,in
CG,fb
AGfck
AGfck − 1− CG,inCG,fb
∼= −CG,in
CG,fb
(1)
For the integrator:
H(jω) =
AIfck
1 + jω
1−AIfck
fck
CI,in
CI,fb
∼= AIfck
1− jωAIfckfck
CI,in
CI,fb
(2)
At low frequencies, below the pole of the integrator, the
transfer function of the integrator is the open-loop gain:
H(jω) = AIfck .
Referencing the offsets and 1/f noise to the input VP of the
instrumentation amplifier, the Flicker Noise Rejection Rate is,
for the main (FNRRM) and auxiliary (FNRRX) inputs:
FNRRX =
VP
VnX
=
CG,fb
CG,in
1
AIfck
FNRRM =
VP
VnM
=
CG,fb
CG,in
AM0
AIfckAX0
=
AM0
AX0
FNRRX
(3)
The previous equations show that it is possible to increase
the signal over noise ratio, increasing the gain of the gain stage
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or the integrator’s OTA open-loop gain. The noise contribution
of the main input can also be reduced balancing the main and
auxiliary open-loop gains of the main amplifier. The equations
(3) being the offset rejection rate, the equivalent offset at the
input of the amplifier is:
Voff,eq = VoffMFNRRM + VoffXFNRRX (4)
with VoffM and VoffX the offsets at the inputs of the main
amplifier. The mean DC current delivered by the sensor is:
Isensor =
Voff,eq
Rin,eq
= Voff,eqCG,infck
=
fckCG,fb
AIfck
(
VoffM
AM0
AX0
+ VoffX
) (5)
where Rin,eq is the equivalent input resistance of the auto-
zeroed amplifier. The designed amplifier input current is 3pA,
with an equivalent input resistance of 320kΩ and an estimated
equivalent offset of 1µV .
C. Thermal Noise
Amplifiers: The thermal noise of the main amplifier is
lowered in the signal baseband using the offset compensation
provided by the auxiliary chain.
The thermal noise of the gain stage is not lowered. The
thermal and flicker noise at the chopper frequency fck is
shifted to the signal baseband. The 1/f noise can be attenuated
increasing the size of the differential pair, while the thermal
noise can only be reduced increasing the bias current I0 of
the OTA. For a single transistor, the noise spectral density is
given by NSD = (8/3)kT/gm. For telescopic and simple
OTAs, the input referred noise is given by:
NSDIN,OTA =
16
3
kT
gm,dp
(
1 +
gm,dp
gm,cm
)
(6)
where gm,dp and gm,cm are the transconductances of the
transistors of the differential pair and of the current mirror.
If the differential pair is in weak inversion (gm ∼= I0/(2nUt))
and the current mirror is in strong inversion (assuming a
reasonable ratio between gm,dp and gm,cm equal to 0.25 to
keep some dynamic range at the output), it is possible to link
the generated noise to the current consumption.
NSDIN,gain stage =
16
3
kT
gm,dp
(1 + 0.25) =
40
3
nUt
I0
kT (7)
The input-referred noise power from the integrator is di-
vided by the gain C2G,in/C2G,fb. The input-referred noise
spectral density is thus given by:
NSDIN,integrator =
C2G,fb
C2G,in
1
fck
αkT
CI,in
[
V 2
Hz
]
(8)
where α is a parameter depending of the amplifier topology. α
is greater than one and lower than four for single stage OTAs.
Input chopper: The noise generated in the switches (with
on-resistance Rsw) is first amplified by the gain stage and
then sampled at the input of the integrator by the switched
capacitors.
-
+
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Fig. 7. Resistors noise.
The sampling aliases the whole noise spectrum into the
frequency band between DC and the sampling frequency fck.
The total RMS noise at the input of the integrator is given by
N2RMS =
∫
∞
0
4kTRsw |A(f)|2 df
[
V 2
] (9)
where A(f) is the transfer function of the gain stage. If the
transfer function A(f) has a single pole located in fcutoff ,
the input-referred NSD of the input chopper is:
NSDIN,chopper = 2pikTRsw
fcutoff
fck
[
V 2
Hz
]
(10)
This noise is lowered by decreasing the chopper switches’
resistance Rsw .
Resistors: The thermal noise of the feedback resistors is
not affected by the offset compensation. The equivalent circuit
including the resistors’ thermal noise is shown in Fig. 7.
The closed loop gain G of the main amplifier is defined by
feedback resistors R1 and R2.
VOUT
VP
= 1 +
R2
R1
= G (11)
If the amplifier is ideal in the signal baseband, the output
voltage is:
VOUT = GVP + (G− 1)Vn1 + Vn2 (12)
The output noise spectral density is, accounting for the resis-
tors NSD 4kTR1/2:
NSDR,OUT = (G− 1)24kTR1 + 4kTR2
= 4kTR(G− 1)
[
V 2
Hz
] (13)
where R is the sum of the two resistances R1 and R2.
In the signal baseband, an open-loop gain much larger than
the closed loop gain G can be assumed. The input referred
noise spectral density then becomes:
NSDR,IN,baseband ∼= 4kTRG− 1
G2
[
V 2
Hz
]
(14)
D. CMFB Contribution
Gain Stage CMFB: The input common-mode of the gain
stage is set using the structure detailed in Fig. 8. The purposed
topology sets the input common-mode to Vcm and forces the
DC gain to zero.
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The switched-capacitors are modifying the gain stage trans-
fer function to a high-pass filter with a cut-off frequency equal
to:
fcut−off =
1
2piRG,cmC
=
CG,cm
piCG,fb
fcm (15)
where fcm is the CMFB chopper frequency.
In order not to deteriorate the gain around the working
frequency fck, the capacitor CG,cm should be much lower
than the feedback capacitor CG,fb.
The noise related to the input common-mode capacitors
is created sampling capacitors CG,cm in a modulated envi-
ronment (gain stage) before being demodulated and sampled
(integrator). The noise analysis is decomposed in several sub-
steps even if multiple operations are performed by a sin-
gle component (ex: the demodulation and the sampling are
performed by a unique set of switches at the input of the
integrator). The mathematical steps are the following:
• A) Compute the RMS noise and the associated NSD
without any (de)modulation
• B) Compute the demodulated noise
• C) Compute the sampled noise
A) The noise is first sampled on the capacitor CG,cm:
N2RMS =
∫
∞
0
4kTRsw |H(j2pif)|2 df = kT
CG,cm
[
V 2
] (16)
As the capacitors CG,cm are holding the value during half
of the period, the input-referred noise spectral density of this
noise is:
NSDIN,mod =
kTCG,cm
C2G,fb
pi
2fcm
(
sin(fpi/2fcm)
fpi/2fcm
)2
=
kTCG,cm
C2G,fb
pi
2fcm
sinc2(fpi/2fcm)
[
V 2
Hz
]
(17)
B) The noise is generated in a modulated environment (be-
tween the input chopper and the output one included in the
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Fig. 9. Input-referred noise contribution of the gain stage CMFB circuit.
integrator block). The demodulated noise is obtained multi-
plying the modulated one with the chopping function:
NSDIN,demod =
4
pi2
kTCG,cm
C2G,fb
pi
2fcm
∞∑
k=0
1
(2k + 1)2(
sinc2
(
((2k + 1)fck − f)pi
2fcm
)
+
sinc2
(
((2k + 1)fck + f)pi
2fcm
))
(18)
C) The noise is finally sampled and held in the integrator.
As the demodulation and the sampling are performed by
the same set of switches at the input of the integrator, the
sampling frequency is by construction twice the modulating
one, fsampling = 2fck.
NSDIN,SH =
2kTCG,cm
piC2G,fbfcm
sinc2
(
fpi
2fck
) ∞∑
k=0
∞∑
j=−∞
1
(2k+1)2(
sinc2
(
((2k + 1)fck − f + j2fck)pi
2fcm
)
+
sinc2
(
((2k + 1)fck + f − j2fck)pi
2fcm
))
(19)
The noise contribution of the CMFB circuit (19) is displayed
in Fig. 9. The displayed graphs are normalized with the
chopping frequency fck (x axis) and with the noise power (y
axis) to have an unity integrated noise power (RMS2 = 1).
The parametric analysis in function of the common-mode
frequency shows in particular that the fcm frequency should
be an even divider of the auto-zero frequency. If the signal
bandwidth is located in much lower frequencies than the
chopping one, the most suitable value is half of the chopper
frequency, fcm = fck/2.
The CG,cm capacitances should also be minimized to reduce
their contribution to the noise of the auto-zero amplifier.
Compared to the global noise budget, the contribution of these
capacitors can be made negligible.
Integrator CMFB: The input common-mode of the integra-
tor, Fig. 10, is set by a similar structure than the one for
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Fig. 11. Simplified (single ended) continuous-time representation of the noise
contribution of the CMFB circuit in the integrator.
the gain stage, but the common-mode capacitors CI,cm are
connected to the ground instead of a connection to the output
nodes.
As in the gain stage, the noise is first sampled on the
capacitors CI,cm, and thus a continuous-time representation of
the integrator can be derived, Fig. 11. As the noise is sampled,
the noise power, NRMS = kT/C, is folded into the choppers
frequency band. The equivalent noise spectral density is thus,
assuming an uniform distribution:
NSDVSNO =
2kT
CI,cmfcm
(20)
The transfer function of the sampled noise source to the output
of the integrator is:
H(jω) =
VX
VSNO
=
2CI,cmfcm
jωCI,fb
(21)
and the output-referred noise spectral density is:
NSDOUT,I,CM = VSNO |H(j2pif)|2
=
2kTCI,cmfcm
(pif)2C2I,fb
[
V 2
Hz
] (22)
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Fig. 12. Auto-zero main noise sources.
The input-referred noise spectral density is obtained, dividing
the output-referred NSD by the transfer function of the inte-
grator and by the gain of the first stage. In the signal baseband
(around fck, as the signal is chopped), the input-referred noise
spectral density is:
NSDIN,I,CM = NSDOUT,I,CM (2pifRI,inCI,fb)
2 C
2
G,fb
C2G,in
=
2kTCI,cmfcm
C2I,fbf
2
ck
C2G,fb
C2G,in
[
V 2
Hz
]
(23)
This last equation shows that the noise contribution of the
CMFB circuit of the integrator can be reduced without in-
creasing the power consumption. The most straightforward
way to minimize this noise contribution is to decrease the
CI,cm capacitance.
E. Noise Analysis – Summary
To summarize, it is possible to sort the noise sources into
two categories. The first ones, shown in red in Fig. 12 have
a direct impact on the power consumption. These sources are:
• the thermal noise of the gain stage,
• the noise in the feedback resistors of the main amplifier.
The noise contribution of the second type of sources, in blue in
Fig. 12, can be lowered without increasing the consumption:
• using an auxiliary chain for the main amplifier noise,
• lowering the switches resistor of the auxiliary chain input
chopper,
• increasing the closed loop gain of the gain stage to reduce
the sampled noise created on the input capacitors CI,in
of the integrator (a high gain in the first stage also lowers
the thermal noise contribution of the integrator),
• using frequency modulation to shift the flicker noise of
the amplifiers of the auxiliary chain outside the baseband.
• setting the frequency of the input common-mode control
of the gain stage to half of the chopping frequency.
• decreasing the switched capacitances of the CMFB cir-
cuits in the gain stage and in the integrator.
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VI. POWER CONSUMPTION
The previous analysis has shown that most of the power
consumption should be used in the gain stage and in the
feedback resistors. The amplitude at the main amplifier output
is proportional to the input signal and to the amplifier closed-
loop gain. In order to relax the requirements on a next stage
(typically, an ADC), the full output range should be used. In
order to explore the noise versus supply current trade-off, the
current flowing into the resistors is evaluated here considering
an output range covering half of the power supply voltage:
IR,max =
VDD,max
4R
(24)
assuming a common-mode centred in the middle of the power
supply. The input-referred noise spectral density of the resis-
tors in the signal baseband is:
NSDR,IN,baseband =
4kTR(G− 1)
G2
=
kTVDD
IR
G− 1
G2 (25)
This result, combined with the noise spectral density defined
for the gain stage in section V-C (7), allows a sizing of the
resistors and of the gain stage equalizing their respective noise-
consumption ratio:
NSDR,IN,baseband
IR
=
NSDIN,gain stage
I0,gain stage
(26)
For the specific implementation simulated in the next sec-
tion, a theoretical current consumption of 50 − 120µA is
found for a noise spectral density of 75(nV )2/Hz. The noise
contribution of the integrator (8) is 7(nV )2/Hz.
VII. SIMULATIONS AND RESULTS
This chapter presents the verification of the previous noise
analysis using simulation tools. Classically, AC simulations are
used to check the noise level of a circuit. These simulations
provide extremely rapidly a frequency response of a noisy
circuit. AC simulations are based on the fact that the system
to analyse is linear around a given operating point as long
as the variation of the signal is not significant (small signal
hypothesis). It is not possible to use such AC simulations to
validate the auto-zero amplifier, because it uses a frequency
shift and is non-linear.
Two different types of simulation are thus used to check
the noise level of the circuit. Firstly, AC simulations are
used as much as possible inside the blocks of the auto-zero
amplifier. It is possible to extract data on the noise level of
the different blocs, as the low-frequency noise of the main
amplifier (Fig. 13) or the noise level of the gain stage around
the chopper modulation frequency (Fig. 14).
Secondly, to simulate the full system, transient simulations
are used. The noise contribution of each component (transis-
tors and resistors) is added by the transistor level simulator.
The spectrum of each generated noise source is continuous
(the noise model used is not a finite sum of sine waves at
discrete frequencies).
The noise spectral density in the baseband is extracted from
the discrete Fourier transform of a noisy transient signal of
length Tsim. As a front-end is expected to be followed by an
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Fig. 13. Main amplifier noise.
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Fig. 14. Gain stage noise.
analog to digital converter, the output noise is sampled to take
aliasing into account.
NSDoutput = FFT (Vout(t),sampled)
1
∆f
[
V 2
Hz
]
(27)
The input-referred noise at the input of the auto-zero amplifier
is given by:
NSDinput = FFT (Vout(t),sampled)
1
G2
1
∆f
[
V 2
Hz
]
(28)
where ∆f is the interval between each spectral line of the
discrete Fourier transform. The spectral resolution is given by
the inverse of the simulation time: ∆f = 1/Tsim.
The simulation results are given for the thermal noise and
for the flicker noise in Fig. 15.
Table I shows the extracted noise levels in the baseband
frequency and provides a comparison with the noise levels of
the main amplifier and of the auxiliary chain’s gain stage.
As expected, the flicker noise level is much lower than
the thermal noise. The 1/f noise contribution to the global
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Fig. 15. Input-referred thermal and flicker noise of the amplifier.
TABLE I
NOISE SUMMARY AND AMPLIFIER KEY CHARACTERISTICS
Noise level Theory Simulated Unit
Flicker – < 1 at 12 Hz (nV )2/Hz
Thermal 75 180 at 12 Hz (nV )2/Hz
Main Amplifier at 100Hz – > 60k (nV )2/Hz
Gain Stage at fck 45 47 (nV )2/Hz
Power consumption 50 85 µA
Sensor output current 3 – pA
noise budget (Table I) is negligible. The power consumption
is higher than predicted, as the supply current of the main
amplifier, of the integrator and of the bias generation was not
taken into account in the simplified analysis.
VIII. CONCLUSION
This paper introduced a novel topology for low-noise low-
power continuous-time instrumentation amplifier for sensor
with limited output current. Both auto-zeroing and chopper
techniques were exploited to define an architecture with a sym-
metrical behaviour in both phases, reducing constraints on
amplifiers. The noise contribution of each block was analysed
and a noise-to-supply current ratio was derived. The circuit
performance was validated using transistor level simulations.
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